Technology Skill
Verilog Save Table: XLSX CSV
Verilog, standardized as IEEE 1364, is a hardware description language (HDL) used to model electronic systems. It is most commonly used in the design and verification of digital circuits at the register-transfer level of abstraction. It is also used in the verification of analog circuits and mixed-signal circuits, as well as in the design of genetic circuits. In 2009, the Verilog standard was merged into the SystemVerilog standard, creating IEEE Standard 1800-2009. Since then, Verilog is officially part of the SystemVerilog language. The current version is IEEE standard 1800-2017. Read more at Wikipedia
external site
Examples of occupations where workers may use Verilog:
24 occupations shown
This page uses material from the Wikipedia article Verilog external site, which is released under the Creative Commons Attribution-Share-Alike License 3.0 external site.